<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
  <url><loc>https://asicpoint.com/about.html</loc></url>
  <url><loc>https://asicpoint.com/contact.html</loc></url>
  <url><loc>https://asicpoint.com/grading.html</loc></url>
  <url><loc>https://asicpoint.com/</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/amp-cascode.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/amp-common-source.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/amp-intrinsic-gain.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/amp-source-follower.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/bias.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/devices.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mirror-output-vs-vout.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mirror-startup.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mirror-wide-swing.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mismatch-layout.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mixed-comparator.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mixed-design-review.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mixed-project-defence.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mos-gm-id.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mos-regions.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mos-square-law.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/mos-subthreshold.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/noise-input-referred.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/noise-ktc.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/noise-mc-offset.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/noise-mixed.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/opamp-diff-pair.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/opamp-five-t-ota.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/opamp-offset.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/opamp-slew.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/opamps.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/stability-loop-gain-bench.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/stability-miller-comp.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/analog/stability-phase-margin.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/arb-fairness.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/arb-fixed-priority.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/arb-round-robin.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/arch-cache-address-split.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/arch-hazard-verification.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/arch-pipeline-hazards.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/arch-write-policies.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/arch.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/case-if-vs-case-mux.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/case-priority-encoder.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/case-unique-vs-priority.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/case.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/cdc-handshake.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/cdc-multi-bit-bus.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/cdc-pulse-synchronizer.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/cdc-signoff-plan.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/cdc.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/clkdiv-divide-by-3.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/clkdiv-logic-clocks.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fifo-async-architecture.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fifo-depth-calculation.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fifo-extra-pointer-bit.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fifo-walk-me-through.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fifo.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fsm-encoding.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fsm-moore-vs-mealy.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fsm-stuck-after-upset.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/fsm.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/latch-inference.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/latch-missing-output-in-arm.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/latches.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/loop-combinational-loop.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/loop-valid-ready-deadlock.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/nba-blocking-temp-in-ff.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/nba-race-two-blocks.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/nba-shift-register.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/pipe-latency-throughput.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/pipe-microarch-tradeoff.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/pipe-retiming.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/pipe-skid-buffer.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/power-enable-vs-gating.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/power-icg-glitch.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/power-low-power-strategy.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/puzzle-gates-from-mux.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/puzzle-power-of-two.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/puzzle-sequence-detector.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/reset-sync-vs-async.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/reset-synchronizer.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/reset-walk-me-through.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/simsynth-gates-fail.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/simsynth-sensitivity-list.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/simsynth-x-optimism.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/timing-clock-skew.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/timing-closure-judgement.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/timing-negative-slack-debug.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/timing-setup-hold.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/design/timing.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/assertions.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cdc-two-flop-synchronizer.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-auto-bins.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-bins-for-wide-range.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-class-covergroup-order.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-closure-stuck-at-92.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-code-vs-functional.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-cover-property-vs-covergroup.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-cross-explosion.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-cross-impossible-cells.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-hole-triage.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-ignore-illegal-default.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-merge-and-rank.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-plan-from-spec.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-reset-iff-guard.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-sampling-event.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-signoff-review.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-stimulus-coverage-escape.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-transition-stall-bins.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-type-vs-instance.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-weight-goal-at-least.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/cov-wildcard-bins.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/coverage.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-batched-call-slower.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-c-model-uvm-walkthrough.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-c-waits-for-design.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-context-pure-plain.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-import-vs-export.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-memory-ownership.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-open-array-walk.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-python-model-state.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-scope-routing.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-scoreboard-c-model.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-segfault-null-handle.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-static-reentry.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-string-binary-data.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-type-map-signed.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi-when-not-to-use.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/dpi.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-array-kinds.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-blocking-nonblocking.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-cast-downcast.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-clocking-input-skew.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-constraint-puzzles.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-deep-copy.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-disable-fork-scope.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-display-strobe-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-dpi-basics.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-dpi-model-state.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-enum-cast.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-event-trigger-race.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-fork-join-variants.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-fork-loop-capture.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-four-state-copy.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-implication-bias.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-interfaces-modports.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-layered-testbench.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-mailbox-handles.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-nets-vs-variables.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-packages-and-includes.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-packed-vs-unpacked.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-parameterized-static.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-queue-filter.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-rand-vs-randc.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-randomize-failure.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-ref-arguments.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-regression-repro.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-scheduling-regions.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-shared-virtual-interface.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-signed-unsigned-compare.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-stale-ids-after-reset.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-urandom-vs-random.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-virtual-methods.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-x-optimism.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sv-zero-delay-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-abort-operators.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-and-or-intersect-within.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-arbiter-checker.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-assert-assume-cover.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-assertion-plan.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-assertoff-vs-disable-iff.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-bind-checker.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-consecutive-repetition.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-cover-in-simulation.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-default-clocking-disable.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-delay-range-threads.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-disable-iff-in-flight.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-fifo-checker.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-first-match.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-goto-vs-nonconsecutive.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-immediate-deferred-concurrent.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-implication-vacuity.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-isunknown-check.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-local-variable-capture.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-multiclock.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-overlap-vs-nonoverlap.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-overlapping-attempts.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-preponed-sampling.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-rose-on-a-vector.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-sampled-function-arguments.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-stable-changed-past.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-strong-weak-liveness.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-thread-tags.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-triggered-vs-matched.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-until-vs-until-with.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/sva-valid-holds-until-ready.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/systemverilog.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-active-passive-agent.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-analysis-fanout.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-analysis-fifo-vs-imp.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-bench-architecture.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-callbacks-vs-override.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-component-vs-object.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-config-db-precedence.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-config-db-silent-miss.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-demoted-errors.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-done-criteria.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-end-of-test-latency.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-factory-create-vs-new.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-inorder-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-lock-vs-grab.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-mid-test-reset.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-mismatch-triage.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-monitor-what-to-sample.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-objections-zero-time.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-ooo-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-phase-order.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-port-export-imp.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-ral-desired-mirrored.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-ral-frontdoor-backdoor.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-ral-prediction-modes.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-reference-model-choice.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-reg-adapter.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-response-queue-overflow.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-seed-dependent-failure.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-seq-driver-handshake.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-test-plan-walkthrough.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-type-vs-instance-override.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-vertical-horizontal-reuse.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-vif-handoff.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-virtual-sequences.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm-why-uvm.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/dv/uvm.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/apps-first-apps.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/apps-unreachability.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/apps-unreset-mode.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/apps.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/basics-assert-assume-cover.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/basics-bounded-pass.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/basics-formal-vs-simulation.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/basics-reading-counterexample.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/basics-reset-initial-state.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/basics-safety-liveness.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/basics.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/blocks-round-robin.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/career-proof-defence.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/convergence-assume-guarantee.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/convergence-cut-soundness.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/convergence-not-converging.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/convergence.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/engines-how-bmc-works.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/engines-induction-unknown.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/engines.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/equiv-comb-vs-seq.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/equiv-eco-check.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/equivalence.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/properties.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/props-end-to-end-vs-glue.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/props-first-bench.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/props-over-constraint.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/props-symbolic-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/props-under-constraint.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/signoff-argument.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/signoff-subsystem-strategy.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/formal/signoff.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/</loc></url>
  <url><loc>https://asicpoint.com/interviews/mock.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/cts-clock-gating.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/cts-ideal-to-propagated.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/cts-skew-latency.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/cts-useful-skew.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/cts.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/floorplan-ir-drop-em.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/floorplan-macro-channels.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/floorplan-pin-placement.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/floorplan-power-grid.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/floorplan-utilization.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/floorplan.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/place-density-congestion.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/place-hpwl.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/place-legalization.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/place-reset-fanout.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/placement.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/route-congestion.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/route-crosstalk.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/signoff-antenna.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/signoff-closure-strategy.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/signoff-drc-lvs.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/signoff-eco.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/signoff-project-defence.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/signoff.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-cdc-constraints.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-corners-mcmm.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-fix-hold.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-fix-setup.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-io-constraints.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-multicycle.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-ocv-derates.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-read-report.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-setup-hold.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta-unconstrained.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/pd/sta.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/prep.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/ahb-bursts-1kb.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/ahb-decoder-default.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/ahb-hready-wait.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/ahb-htrans.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/ahb-pipeline.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/ahb-two-cycle-error.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/ahb.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/apb-axi-apb-bridge.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/apb-pready-sampling.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/apb-pslverr.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/apb-setup-access.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/apb-why-apb.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/apb.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-4kb-boundary.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-burst-addresses.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-exclusive-access.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-five-channels.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-ids-ordering.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-interconnect-ids.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-lite-vs-full.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-narrow-wstrb.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-outstanding-throughput.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-responses.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-scoreboard-by-id.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi-write-dependencies.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/axi.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/handshake-credits-vs-ready.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/handshake-deadlock-valid-waits.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/handshake-hold-checker.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/handshake-monitor-counting.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/handshake-skid-buffer.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/handshake-valid-ready-rules.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/handshake.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i2c-ack-nack.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i2c-arbitration.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i2c-clock-stretching.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i2c-open-drain.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i2c-repeated-start.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i2c-stuck-bus-recovery.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i2c.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i3c-daa.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i3c-ibi.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i3c-vs-i2c.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/i3c.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/spi-flash-page-program.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/spi-miso-release.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/spi-mode-mismatch.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/spi-modes.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/spi-qspi-fast-read.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/spi.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/uart-baud-error.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/uart-errors-break.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/uart-framing.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/uart-oversampling.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/uart-verify.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/uart.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/verification-bus-coverage.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/verification-bus-ip-plan.html</loc></url>
  <url><loc>https://asicpoint.com/interviews/protocols/verification.html</loc></url>
  <url><loc>https://asicpoint.com/learn/1-1-four-state-vs-two-state.html</loc></url>
  <url><loc>https://asicpoint.com/learn/1-2-packed-vs-unpacked.html</loc></url>
  <url><loc>https://asicpoint.com/learn/1-3-structs-and-unions.html</loc></url>
  <url><loc>https://asicpoint.com/learn/1-4-enums-and-typedef.html</loc></url>
  <url><loc>https://asicpoint.com/learn/1-5-strings-and-diagnostics.html</loc></url>
  <url><loc>https://asicpoint.com/learn/1-6-register-decoder.html</loc></url>
  <url><loc>https://asicpoint.com/learn/1-7-debug-the-hidden-x.html</loc></url>
  <url><loc>https://asicpoint.com/learn/2-1-fixed-and-dynamic-arrays.html</loc></url>
  <url><loc>https://asicpoint.com/learn/2-2-queues-and-ordering.html</loc></url>
  <url><loc>https://asicpoint.com/learn/2-3-associative-arrays.html</loc></url>
  <url><loc>https://asicpoint.com/learn/2-4-array-methods-and-with.html</loc></url>
  <url><loc>https://asicpoint.com/learn/2-5-missing-burst-beats.html</loc></url>
  <url><loc>https://asicpoint.com/learn/2-6-collection-copies-and-cost.html</loc></url>
  <url><loc>https://asicpoint.com/learn/2-7-debug-reset-and-stale-ids.html</loc></url>
  <url><loc>https://asicpoint.com/learn/3-1-tasks-and-functions.html</loc></url>
  <url><loc>https://asicpoint.com/learn/3-2-automatic-and-static-lifetime.html</loc></url>
  <url><loc>https://asicpoint.com/learn/3-3-fork-join-and-cancellation.html</loc></url>
  <url><loc>https://asicpoint.com/learn/3-4-events-and-persistent-state.html</loc></url>
  <url><loc>https://asicpoint.com/learn/3-5-mailboxes-and-backpressure.html</loc></url>
  <url><loc>https://asicpoint.com/learn/3-6-semaphores-and-deadlocks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/3-7-bounded-response-wait.html</loc></url>
  <url><loc>https://asicpoint.com/learn/4-1-handles-objects-and-constructors.html</loc></url>
  <url><loc>https://asicpoint.com/learn/4-2-shallow-and-deep-copy.html</loc></url>
  <url><loc>https://asicpoint.com/learn/4-3-inheritance-and-contracts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/4-4-virtual-methods.html</loc></url>
  <url><loc>https://asicpoint.com/learn/4-5-casting-and-type-safety.html</loc></url>
  <url><loc>https://asicpoint.com/learn/4-6-parameterized-and-static-members.html</loc></url>
  <url><loc>https://asicpoint.com/learn/4-7-transaction-factory.html</loc></url>
  <url><loc>https://asicpoint.com/learn/5-1-rand-and-constraints.html</loc></url>
  <url><loc>https://asicpoint.com/learn/5-2-inside-implication-and-dist.html</loc></url>
  <url><loc>https://asicpoint.com/learn/5-3-solve-before.html</loc></url>
  <url><loc>https://asicpoint.com/learn/5-4-soft-constraints-and-inheritance.html</loc></url>
  <url><loc>https://asicpoint.com/learn/5-5-rand-mode-and-constraint-mode.html</loc></url>
  <url><loc>https://asicpoint.com/learn/5-6-random-stability-and-callbacks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/5-7-constrained-burst-generator.html</loc></url>
  <url><loc>https://asicpoint.com/learn/6-1-interfaces-and-modports.html</loc></url>
  <url><loc>https://asicpoint.com/learn/6-2-scheduling-and-nonblocking.html</loc></url>
  <url><loc>https://asicpoint.com/learn/6-3-clocking-blocks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/6-4-virtual-interfaces.html</loc></url>
  <url><loc>https://asicpoint.com/learn/6-5-ready-valid-driver.html</loc></url>
  <url><loc>https://asicpoint.com/learn/6-6-assertions-and-protocol-checks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/6-7-debug-a-racing-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/learn/7-1-fifo-specification-and-test-plan.html</loc></url>
  <url><loc>https://asicpoint.com/learn/7-2-fifo-rtl-and-boundaries.html</loc></url>
  <url><loc>https://asicpoint.com/learn/7-3-fifo-generator-and-driver.html</loc></url>
  <url><loc>https://asicpoint.com/learn/7-4-fifo-monitor-and-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/learn/7-5-fifo-coverage-and-checker-tests.html</loc></url>
  <url><loc>https://asicpoint.com/learn/7-6-fifo-reset-wrap-and-stress.html</loc></url>
  <url><loc>https://asicpoint.com/learn/7-7-layered-testbench-and-uvm.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A1-1-why-assertions.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A1-2-clocks-and-sampling.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A1-3-implication-and-vacuity.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A2-1-delays-and-ranges.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A2-2-repetition.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A3-1-liveness-and-bounds.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A3-2-holding-conditions.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A3-5-reset-and-abort.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A4-1-local-variables.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A4-2-tags-for-threads.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A5-1-procedural-assertions.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A7-1-packaging-and-binding.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A8-1-assertion-suite-capstone.html</loc></url>
  <url><loc>https://asicpoint.com/learn/A8-2-tagged-channel-capstone.html</loc></url>
  <url><loc>https://asicpoint.com/learn/C1-what-coverage-measures.html</loc></url>
  <url><loc>https://asicpoint.com/learn/C2-covergroups-and-coverpoints.html</loc></url>
  <url><loc>https://asicpoint.com/learn/C3-choosing-bins.html</loc></url>
  <url><loc>https://asicpoint.com/learn/C4-transition-coverage.html</loc></url>
  <url><loc>https://asicpoint.com/learn/C5-cross-coverage.html</loc></url>
  <url><loc>https://asicpoint.com/learn/C6-coverage-in-a-class.html</loc></url>
  <url><loc>https://asicpoint.com/learn/C7-closing-coverage-holes.html</loc></url>
  <url><loc>https://asicpoint.com/learn/C8-coverage-model-capstone.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D1-1-dpi-c-first-call.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D1-2-dpi-types-status.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D1-3-dpi-packed-vectors.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D1-4-dpi-open-arrays.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D1-5-dpi-strings.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D1-6-dpi-model-handles.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D1-7-dpi-context-callbacks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D2-1-dpi-python-embedding.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D2-2-dpi-python-errors.html</loc></url>
  <url><loc>https://asicpoint.com/learn/D2-3-dpi-clocked-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E1-1-nodes-branches-and-the-netlist.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E1-2-operating-point-and-the-dc-sweep.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E1-3-transient-and-the-rc-time-constant.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E1-4-ac-analysis-and-the-bode-plot.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E1-5-measuring-with-meas.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E1-6-when-the-simulator-lies.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E2-1-from-switch-to-device.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E2-2-threshold-and-the-regions.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E2-3-the-square-law-and-where-sky130-departs-from-it.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E2-4-channel-length-modulation-and-output-resistance.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E2-5-transconductance-and-gm-over-id.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E2-6-subthreshold-and-leakage.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E2-7-corners-and-temperature.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E3-1-the-small-signal-model.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E3-2-common-source-with-a-resistor-load.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E3-3-with-a-current-source-load-intrinsic-gain.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E3-4-source-degeneration.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E3-5-the-source-follower.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E3-6-common-gate.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E3-7-the-cascode.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E4-1-the-simple-mirror-and-its-errors.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E4-2-ratios-pmos-mirrors-and-distributing-bias.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E4-3-cascode-and-wide-swing-mirrors.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E4-4-the-beta-multiplier.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E4-5-start-up-the-zero-current-state.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E4-6-ptat-ctat-and-temperature.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E4-7-capstone-a-bias-block-to-spec.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E5-1-the-differential-pair.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E5-2-common-mode-rejection-and-the-input-range.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E5-3-the-five-transistor-ota.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E5-4-offset-systematic-and-random.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E5-5-the-two-stage-op-amp.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E5-6-slew-rate-and-output-swing.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E5-7-capstone-a-five-transistor-ota-to-spec.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E6-1-poles-zeros-and-the-miller-effect.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E6-2-feedback-and-loop-gain.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E6-3-phase-margin-and-the-step-response.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E6-4-miller-compensation-and-the-right-half-plane-zero.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E6-5-measuring-loop-gain-without-breaking-the-loop.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E6-6-capstone-compensate-a-two-stage-op-amp.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E7-1-thermal-and-flicker-noise.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E7-2-ktc-the-noise-you-cannot-design-away.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E7-3-input-referred-noise-of-an-amplifier.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E7-4-mismatch-and-pelgroms-law.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E7-5-monte-carlo-on-an-amplifiers-offset.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E7-6-corners-and-pvt-sign-off.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E7-7-what-layout-does-about-it.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E8-1-the-comparator-and-its-decision-time.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E8-2-sample-and-hold-charge-injection-and-ktc.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E8-3-a-dac-the-r-2r-ladder-and-its-linearity.html</loc></url>
  <url><loc>https://asicpoint.com/learn/E8-4-design-it-then-break-it-a-dac-output-buffer.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F1-1-paths-versus-states.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F1-2-first-proof-no-testbench.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F1-3-assert-assume-cover.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F1-4-reading-a-counterexample.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F1-5-safety-liveness-bounded-unbounded.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F1-6-reset-and-the-initial-state.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F2-1-rtl-to-transition-system.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F2-2-sat-and-smt.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F2-3-bounded-model-checking.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F2-4-k-induction.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F2-5-ic3-pdr.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F2-6-bdds-interpolation-engine-zoo.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F3-1-formal-testbench-master-rule.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F3-2-over-constraint-and-vacuity.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F3-3-under-constraint-and-triage.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F3-4-end-to-end-versus-glue.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F3-5-cover-reachability-dead-code.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F3-6-modelling-code-helper-assertions.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F3-7-liveness-fairness-deadlock.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F4-1-why-proofs-do-not-converge.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F4-2-cutpoints-and-blackboxes.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F4-3-case-splitting-and-assume-guarantee.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F4-4-symbolic-constants-formal-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F4-5-counter-memory-parameter-abstraction.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F4-6-induction-strengthening.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F4-7-engine-choice-and-run-management.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-1-formal-app-map.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-2-automatic-checks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-3-connectivity.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-4-registers-csr.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-5-x-propagation.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-6-cdc-rdc-formal.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-7-unreachability-coverage-closure.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-8-security-information-flow.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F5-9-post-silicon-debug.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F6-1-lec-combinational-equivalence.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F6-2-sec-sequential-equivalence.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F6-3-datapaths-why-multipliers-hurt.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F6-4-proving-a-bug-fix-changed-only-the-bug.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F6-5-mutation-coverage-mcy.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F7-1-what-a-proof-covers.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F7-2-property-completeness.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F7-3-the-sign-off-argument.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F7-4-formal-with-simulation.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F7-5-the-formal-verification-plan.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F8-1-fifo-end-to-end.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F8-2-arbiter-end-to-end.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F8-3-counters-timers-shift-registers.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F8-4-fsms-and-handshake-controllers.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F8-5-bus-interface-apb-axi-lite.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F8-6-memory-controller-symbolic-address.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F8-7-pipeline-instruction-level-checking.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F9-1-capstone-sign-off-axi-lite-register-block.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F9-2-capstone-end-to-end-packet-router.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F9-3-design-for-formal-and-the-week.html</loc></url>
  <url><loc>https://asicpoint.com/learn/F9-4-formal-interviews-and-careers.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L1-1-what-the-flow-does-and-why.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L1-2-standard-cells-the-librarys-building-blocks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L1-3-your-rtl-in-real-cells.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L1-4-the-files-of-a-physical-design-flow.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L1-5-rows-sites-tracks-and-the-metal-stack.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L1-6-reading-a-flow-log.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-1-timing-arcs-what-a-cell-promises.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-2-delay-and-slew-from-the-liberty-tables.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-3-the-timing-graph-arrival-times-and-slew.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-4-setup-and-hold-with-skew-and-uncertainty.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-5-reading-a-timing-report.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-6-clocks-in-sdc.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-7-input-and-output-delays.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-8-false-paths-and-multicycle-paths.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L2-9-corners-derates-ocv-and-cppr.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L3-1-die-core-utilization-and-aspect-ratio.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L3-2-pin-placement.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L3-3-macros-halos-and-channels.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L3-4-the-power-grid-and-well-taps.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L3-5-ir-drop-and-electromigration.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L4-1-global-placement-and-wirelength.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L4-2-density-and-congestion.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L4-3-legalization-and-detailed-placement.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L4-4-repairing-design-rules-slew-capacitance-fanout.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L4-5-timing-driven-placement-and-the-first-wire-delays.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L5-1-skew-latency-and-insertion-delay.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L5-2-building-the-tree.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L5-3-from-ideal-to-propagated-clocks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L5-4-useful-skew.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L5-5-hold-repair-after-cts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L5-6-clock-gating-cells-in-the-tree.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L6-1-global-routing-the-plan-for-every-net.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L6-2-detailed-routing-tracks-vias-and-design-rules.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L6-3-congestion-and-detours.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L6-4-wire-rc-and-parasitic-extraction.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L6-5-crosstalk-and-signal-integrity.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L6-6-antenna-rules.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L7-1-sign-off-timing-every-corner-every-check.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L7-2-drc-check-the-final-shapes.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L7-3-lvs-compare-the-extracted-circuit.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L7-4-fill-cells-metal-and-density.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L7-5-eco-measure-every-change.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L7-6-the-sign-off-review.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L8-1-capstone-constrain-the-asynchronous-fifo.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L8-2-capstone-diagnose-hold-after-cts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L8-3-capstone-route-a-register-file-in-a-fixed-die.html</loc></url>
  <url><loc>https://asicpoint.com/learn/L8-4-capstone-rtl-to-a-reviewed-physical-handoff.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-1-protocol-why-a-bus-needs-rules.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-10-protocol-spec-to-check.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-11-protocol-capstone-link-bug-hunt.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-2-protocol-clocks-edges-sampling.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-3-protocol-handshakes-valid-ready.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-4-protocol-transactions-beats-bursts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-5-protocol-pipelining-latency-throughput.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-6-protocol-flow-control-backpressure-credits.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-7-protocol-ordering-tags-out-of-order.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-8-protocol-byte-lanes-alignment.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P1-9-protocol-arbitration-fairness-atomic.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-1-axi-in-one-picture.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-10-axi-ids-same-id-order.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-11-axi-different-ids-out-of-order-interleaving.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-12-axi-ordering-model-reads-versus-writes.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-13-axi-responses-exclusive-access.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-14-axi-memory-attributes-protection-qos.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-15-axi-lite-axi3-axi5-family.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-16-axi-protocol-checker.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-17-axi-uvm-agent-monitor-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-18-axi-capstone-bug-hunts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-2-axi-handshake-clock-reset.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-3-axi-write-transaction-aw-w-b.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-4-axi-read-transaction-ar-r.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-5-axi-outstanding-transactions-throughput.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-6-axi-bursts-length-size-type-address.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-7-axi-narrow-transfers-byte-lanes-width-conversion.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-8-axi-unaligned-transfers-memory-map.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P2-9-axi-write-strobes-byte-invariance-read-modify-write.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-1-apb-in-one-picture.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-10-apb-capstone-bug-hunts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-2-apb-transfer-setup-access-state-machine.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-3-apb-wait-states-pready.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-4-apb-errors-pslverr.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-5-apb-strobes-protection-apb5.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-6-apb-decoder-read-mux.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-7-apb-axi-to-apb-bridge.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-8-apb-protocol-checker.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P3-9-apb-uvm-agent-register-adapter.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-1-ahb-in-one-picture.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-10-ahb-protocol-checker.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-11-ahb-uvm-agent-pipelined-driver-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-12-ahb-capstone-bug-hunts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-2-ahb-address-phase-data-phase.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-3-ahb-htrans-idle-busy-nonseq-seq.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-4-ahb-wait-states-what-may-change.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-5-ahb-two-cycle-error-response.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-6-ahb-bursts-beat-addresses-1kb.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-7-ahb-transfer-size-byte-lanes-strobes-width.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-8-ahb-decoder-multiplexor-default-subordinate.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P4-9-ahb-locked-protection-exclusive-access.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-1-serial-vs-parallel.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-10-when-a-wire-becomes-a-transmission-line.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-11-choosing-a-serial-protocol.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-2-serial-when-to-sample.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-3-serial-duplex-and-topology.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-4-serial-push-pull-open-drain.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-5-serial-framing-bit-order-endianness.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-6-serial-addressing-arbitration.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-7-serial-detecting-errors.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-8-serial-flow-control.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P5-9-crossing-into-the-receivers-clock.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P6-1-serial-links-in-one-picture.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P6-2-uart-frame-start-data-parity-stop.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P6-3-uart-receiver-oversampling-sample-point.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P6-4-uart-baud-mismatch-measured-budget.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P6-5-uart-errors-break-and-recovery.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P6-6-uart-flow-control-fifos-divisors.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P6-7-uart-capstone-monitor-checker-bug-hunt.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-1-spi-in-one-picture.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-10-qspi-capstone-bug-hunt.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-11-qspi-write-protection.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-12-qspi-erase-suspend.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-13-qspi-ids-security-reset.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-14-qspi-power-pin-timing.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-2-spi-four-modes-cpol-cpha.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-3-spi-timing-half-cycle-budget.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-4-spi-many-peripherals.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-5-spi-monitor-checker.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-6-qspi-flash-command-model.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-7-qspi-quad-io-turnaround.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-8-qspi-program-erase-status.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P7-9-qspi-xip-burst-wrap.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-1-i2c-in-one-picture.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-10-i2c-monitor-checker-agent.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-11-i2c-capstone-bug-hunts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-12-i2c-ultra-fast-mode.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-13-i2c-heavy-buses-protection-wiring.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-2-i2c-start-stop-repeated-start.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-3-i2c-bytes-ack-nack.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-4-i2c-addressing-combined-ten-bit-reserved.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-5-i2c-clock-stretching.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-6-i2c-clock-synchronisation-arbitration.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-7-i2c-timing-table-11-pull-up.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-8-i2c-stuck-bus-clear-reset.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P8-9-i2c-fast-mode-plus-high-speed-mode.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-1-i3c-in-one-picture.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-2-i3c-sdr-frames-legacy.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-3-i3c-open-drain-push-pull.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-4-i3c-dynamic-address-assignment.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-5-i3c-common-command-codes.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-6-i3c-in-band-interrupts-hot-join.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-7-i3c-hdr-exit-error-recovery.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-8-i3c-target-bug-hunt.html</loc></url>
  <url><loc>https://asicpoint.com/learn/P9-9-i3c-secondary-controller-handoff.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R1-1-what-synthesis-does-with-your-code.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R1-2-the-design-brief.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R1-3-always-comb-and-the-latch.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R1-4-widths-truncation-and-sign.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R1-5-case-statements-priority-parallel-unique.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R1-6-arithmetic-that-fits.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R1-7-parameters-generate-and-clog2.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R1-8-an-alu-with-a-budget.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R2-1-always-ff-old-state-and-next-state.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R2-2-reset-assert-release-and-what-rtl-cannot-show.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R2-3-enables-and-gated-clocks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R2-4-counters-and-the-wrap.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R2-5-synchronize-debounce-detect.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R2-6-load-clear-and-priority.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R2-7-capstone-a-programmable-timer.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R3-1-moore-mealy-and-when-the-output-changes.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R3-2-coding-an-fsm-states-encodings-default.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R3-3-handshakes-as-fsms.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R3-4-sequence-detectors-and-overlap.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R3-5-the-apb-completer.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R3-6-capstone-uart-transmitter.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R4-1-clock-period-setup-and-hold.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R4-2-latency-throughput-and-registered-outputs.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R4-3-pipelining-a-datapath-and-the-valid-pipe.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R4-4-stalls-backpressure-and-the-skid-buffer.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R4-5-multipliers-macs-and-the-long-path.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R4-6-retiming-by-hand.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R4-7-a-pipelined-crc-engine.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R5-1-rtl-memory-inference-and-read-ports.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R5-2-rtl-synchronous-fifo-pointers-full-empty.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R5-3-rtl-fifo-depth-from-burst-arithmetic.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R5-4-round-robin-and-priority-arbiters.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R5-5-muxes-and-crossbars-at-scale.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R5-6-capstone-packet-merger.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R6-1-rtl-metastability-and-mtbf.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R6-2-rtl-two-flop-synchronizer-and-what-it-cannot-carry.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R6-3-rtl-pulse-toggle-and-handshake-synchronizers.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R6-4-gray-codes-and-the-asynchronous-fifo.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R6-5-reset-across-clock-domains.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R6-6-capstone-asynchronous-fifo-with-assertions.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R7-1-rtl-interfaces-and-modports.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R7-2-rtl-assertions-and-synthesis-guards.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R7-3-rtl-coding-for-review-and-debug.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R7-4-rtl-verilog-2001-you-will-meet.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R8-1-capstone-apb-peripheral-register-map.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R8-2-capstone-uart-fifos-cdc.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R8-3-capstone-axi-stream-filter.html</loc></url>
  <url><loc>https://asicpoint.com/learn/R8-4-design-it-then-break-it.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U1-1-uvm-component-topology.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U1-2-uvm-phase-order.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U1-3-uvm-objection-lifetime.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U1-4-uvm-test-family.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U10-1-uvm-coordinated-sequences.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U10-2-uvm-reset-accounting.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U10-3-uvm-bounded-completion.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U11-1-uvm-active-passive-agent.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U11-2-uvm-instance-config.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U11-3-uvm-instance-override.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U12-1-uvm-callbacks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U12-2-uvm-vertical-reuse.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U12-3-uvm-no-interface.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U13-1-uvm-register-model-state.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U13-2-uvm-ral-frontdoor.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U13-3-uvm-ral-observed-prediction.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U14-1-uvm-memories-backdoor.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U14-2-uvm-builtin-reg-tests.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U14-3-uvm-reg-configuration.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U14-4-uvm-complex-address-maps.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U15-1-uvm-coverage-architecture.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U15-2-uvm-debug-by-symptom.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U15-3-uvm-performance-scale.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U16-1-uvm-report-diagnostics.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U16-2-uvm-regression-evidence.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U16-3-uvm-fifo-capstone.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U16-4-uvm-apb-capstone.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U2-1-uvm-transaction-copy.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U2-2-uvm-factory-create.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U2-3-uvm-config-virtual-interface.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U2-4-uvm-print-pack-record.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U3-1-uvm-class-contracts.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U3-2-uvm-ports-exports-imps.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U3-3-uvm-tlm-interface-family.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U3-4-uvm-tlm-fifos-channels.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U3-5-uvm-analysis-broadcast.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U3-6-uvm-sequencer-link-callbacks.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U4-1-uvm-sequence-handshake.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U4-2-uvm-response-routing.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U4-3-uvm-clocked-driver.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U5-1-uvm-sequencer-arbitration.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U5-2-uvm-lock-grab-relevance.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U5-3-uvm-sequence-method-set.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U5-4-uvm-sequence-libraries-macros.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U5-5-uvm-events-barriers-heartbeats.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U6-1-uvm-pipelined-driver.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U6-2-uvm-reactive-agent.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U6-3-uvm-layered-protocols.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U7-1-uvm-passive-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U7-2-uvm-analysis-ownership.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U7-3-uvm-scoreboard-drain.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U7-4-uvm-checks-in-interfaces.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U8-1-uvm-predictor-comparator.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U8-2-uvm-out-of-order-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U8-3-uvm-compare-is-a-decision.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U8-4-uvm-metric-analyzer-ledger.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U9-1-uvm-checking-strategy.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U9-2-uvm-untimed-model-sync-point.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U9-3-uvm-c-model-dpi.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U9-4-uvm-tlm2-sockets.html</loc></url>
  <url><loc>https://asicpoint.com/learn/U9-5-uvm-virtual-platforms.html</loc></url>
  <url><loc>https://asicpoint.com/learn/analog/</loc></url>
  <url><loc>https://asicpoint.com/learn/design/</loc></url>
  <url><loc>https://asicpoint.com/learn/dv/</loc></url>
  <url><loc>https://asicpoint.com/learn/formal/</loc></url>
  <url><loc>https://asicpoint.com/learn/</loc></url>
  <url><loc>https://asicpoint.com/learn/pd/</loc></url>
  <url><loc>https://asicpoint.com/learn/protocols/</loc></url>
  <url><loc>https://asicpoint.com/playground/formal/</loc></url>
  <url><loc>https://asicpoint.com/playground/</loc></url>
  <url><loc>https://asicpoint.com/playground/rtl2gds/</loc></url>
  <url><loc>https://asicpoint.com/playground/simulate/</loc></url>
  <url><loc>https://asicpoint.com/playground/spice/</loc></url>
  <url><loc>https://asicpoint.com/playground/synthesize/</loc></url>
  <url><loc>https://asicpoint.com/playground/timing/</loc></url>
  <url><loc>https://asicpoint.com/privacy.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-1-1-unknown-bit-counter.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-1-3-false-pass-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-1-4-partial-knowledge-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-2-1-byte-lane-extraction.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-3-1-header-field-decoder.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-4-1-safe-opcode-decoder.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-4-2-state-transition-validator.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-5-6-catch-the-broken-formatters.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-6-1-register-index.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-6-6-addresses-that-catch-broken-decoders.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-7-2-repair-the-transaction-field.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-7-6-catch-the-bad-read-paths.html</loc></url>
  <url><loc>https://asicpoint.com/problems/1-7-7-header-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-1-1-resize-and-preserve.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-2-1-first-fifo-mismatch.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-2-2-bounded-queue-operations.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-3-1-outstanding-request-lookup.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-3-2-duplicate-id-protection.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-3-3-out-of-order-response-matcher.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-4-2-wide-population-reduction.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-5-1-missing-beat-indices.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-6-1-value-snapshot.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-6-2-aliased-collection-repair.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-7-1-flush-pending-requests.html</loc></url>
  <url><loc>https://asicpoint.com/problems/2-7-8-the-stale-expectation.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-1-1-popcount-function.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-2-1-invocation-local-accumulator.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-3-1-wait-for-two-workers.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-3-3-cancellation-scope-repair.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-3-6-the-timer-that-outlived-its-race.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-4-1-persistent-initialization-flag.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-5-1-exact-count-consumer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-6-1-protected-shared-counter.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-7-1-single-response-deadline.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-7-2-inclusive-boundary-checker.html</loc></url>
  <url><loc>https://asicpoint.com/problems/3-7-6-catch-the-late-responders.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-1-1-construct-a-valid-packet.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-2-6-the-copy-that-shares-its-payload.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-2-7-transactions-that-expose-broken-compares.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-3-1-derived-read-transaction.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-4-1-virtual-response-length.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-5-1-safe-downcast.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-5-3-stale-cast-destination.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-6-1-typed-value-box.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-7-1-factory-by-opcode.html</loc></url>
  <url><loc>https://asicpoint.com/problems/4-7-2-validated-factory-arguments.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-1-1-legal-packet-length.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-1-6-the-packet-that-kept-its-old-length.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-2-1-legal-value-sets.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-2-6-operations-that-expose-broken-legality-checks.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-3-2-balance-mode-frequency.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-4-1-override-soft-default.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-5-1-freeze-one-random-field.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-6-1-replay-one-object-stream.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-6-6-the-burst-that-changed-after-the-solve.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-7-1-aligned-burst-request.html</loc></url>
  <url><loc>https://asicpoint.com/problems/5-7-9-catch-the-generators-that-break-the-page.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-1-1-typed-bus-connection.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-2-1-pre-update-versus-post-update.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-2-6-catch-the-broken-pipelines.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-3-1-clocking-view-sampler.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-4-1-configure-one-driver.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-4-3-wrong-interface-binding.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-5-2-hold-until-accepted-driver.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-5-9-traces-that-expose-broken-hold-checkers.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-6-11-a-read-channel-assertion-suite.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-6-12-tickets-for-a-lost-response.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-6-13-a-tagged-channel-assertion-suite.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-6-6-hold-the-offer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-6-7-count-the-beats.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-6-8-answer-in-time.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-6-9-the-right-data-for-the-right-request.html</loc></url>
  <url><loc>https://asicpoint.com/problems/6-7-1-identify-the-sampling-race.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-1-1-acceptance-truth-table.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-1-6-requests-that-expose-broken-fifo-rules.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-2-2-arbitrary-depth-fifo.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-2-6-the-read-that-was-valid-on-an-empty-fifo.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-3-1-directed-fill-and-drain.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-4-1-fifo-expected-queue.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-4-6-the-scoreboard-that-checks-too-early.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-5-8-two-coverpoints-for-the-fifo.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-5-9-the-cross-that-can-never-close.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-6-1-pointer-wrap-sequence.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-6-6-catch-the-fifos-that-break-at-wrap-and-reset.html</loc></url>
  <url><loc>https://asicpoint.com/problems/7-7-3-premature-test-completion.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E1-3-1-analog-a-bench-for-the-rc-delay-cell.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E1-4-1-analog-the-least-capacitance.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E1-5-1-analog-a-corner-to-order.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E1-6-1-analog-the-bias-that-came-from-nowhere.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E2-1-1-analog-a-switching-point-at-mid-rail.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E2-4-1-analog-the-tail-current-that-followed-its-drain.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E2-6-1-analog-a-bench-for-the-sleep-switch.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E2-7-1-analog-the-same-current-at-every-corner.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E3-2-1-analog-the-gain-that-fell-when-rd-rose.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E3-3-1-analog-a-gain-of-120-into-2-pf.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E3-5-1-analog-a-bench-for-the-source-follower.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E3-7-1-analog-the-smallest-cascode-sink.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E4-1-1-analog-the-mirror-that-overshoots.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E4-2-1-analog-one-reference-two-currents.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E4-3-1-analog-the-leanest-wide-swing-sink.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E4-7-1-analog-catch-the-bad-bias-block.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E5-1-1-analog-steer-the-current.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E5-3-1-analog-a-bench-for-the-five-transistor-ota.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E5-5-1-analog-the-offset-that-came-with-a-faster-edge.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E5-6-1-analog-the-smallest-buffer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E6-1-1-analog-place-the-pole.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E6-4-1-analog-the-buffer-that-a-bigger-cc-slowed.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E6-5-1-analog-a-phase-margin-bench-for-a-gain-of-two.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E6-6-1-analog-stable-from-1-to-5-pf-on-less-current.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E7-2-1-analog-a-hold-capacitor-for-12-bits.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E7-5-1-analog-offset-by-the-square-micrometre.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E7-6-1-analog-nine-settings-one-verdict.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E7-7-1-analog-the-offset-every-die-agreed-on.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E8-1-1-analog-a-faster-decision.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E8-2-1-analog-the-pedestal-that-came-with-a-wider-switch.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E8-3-1-analog-linear-on-the-least-switch-area.html</loc></url>
  <url><loc>https://asicpoint.com/problems/E8-4-1-analog-break-the-dac-buffer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F1-2-1-retire-the-response-including-errors.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F1-4-1-the-acknowledgement-after-cancellation.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F1-4-2-a-failure-before-the-first-request.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F1-5-1-how-deep-is-the-expiry-corner.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F1-6-1-reset-the-mode-as-well-as-the-count.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F2-1-1-write-the-third-toggle-stage.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F2-3-1-three-bytes-before-the-bad-state.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F2-4-1-close-the-induction-with-a-helper.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F2-4-2-a-counterexample-to-which-question.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F2-5-1-let-the-engine-find-the-invariant.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F2-6-1-read-the-timeout-without-inventing-a-bug.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-1-1-build-the-register-slice-checker.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-1-2-check-the-transformed-payload.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-2-1-the-assumption-that-hides-the-overflow.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-2-2-restrict-is-still-a-promise.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-3-1-four-traces-four-causes.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-3-2-one-promise-for-speculative-capture.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-4-1-prove-the-data-not-just-the-pointers.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-5-1-ask-for-three-directed-tests.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-5-2-the-overflow-that-cannot-be-reached.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-6-1-make-the-tracker-a-claim.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F3-7-1-an-environment-that-never-serves.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-1-1-cut-the-watchdog-cone.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-2-1-a-free-crc-cut.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-2-2-the-cut-that-removed-the-bug.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-3-1-an-exhaustive-address-case-split.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-3-2-break-the-circular-guarantee.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-4-1-implement-the-symbolic-packet-tracker.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-4-2-identity-before-payload-equality.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-5-1-abstract-the-million-cycle-watchdog.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-5-2-qualify-a-smaller-parameter-instance.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-6-1-two-relations-for-two-enables.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F4-6-2-conserve-the-credits.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-2-1-generate-the-automatic-safety-checks.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-3-1-turn-the-connection-table-into-claims.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-3-2-the-swapped-pair-in-the-table.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-4-1-check-the-register-policy-table.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-4-2-repair-write-one-to-clear-priority.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-5-1-reset-the-free-mode-bit.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-5-2-keep-an-unknown-from-enabling-the-block.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-6-1-check-a-scheduled-clock-crossing.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-7-1-prove-the-dead-bins-and-reach-the-live-one.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-8-1-compare-all-forbidden-sinks.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F5-9-1-read-the-lab-constraint-experiment.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F6-1-1-compare-rtl-with-a-structural-implementation.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F6-2-1-align-a-two-stage-adder.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F6-3-1-partition-the-multiplier-question.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F6-4-1-constrain-the-scope-of-a-wrap-fix.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F6-5-1-kill-the-data-path-survivors.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F6-5-2-explain-the-surviving-mutation.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F7-1-1-map-the-registers-each-property-can-see.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F7-2-1-close-the-fifo-coverage-argument.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F7-3-1-expose-the-hidden-sign-off-constraint.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F7-5-1-review-the-missing-depth-argument.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-1-1-sign-off-a-four-entry-fifo.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-1-2-strengthen-the-fifo-induction.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-2-2-find-the-unfair-downstream.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-3-1-implement-a-sound-expiry-abstraction.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-4-1-locate-the-circular-handshake-wait.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-4-2-repair-the-four-phase-handshake.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-5-1-one-apb-contract-on-both-sides.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-6-1-forward-the-newest-buffered-write.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F8-7-1-check-the-retired-register-value.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F9-1-1-sign-off-the-axi4-lite-register-block.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F9-1-2-unmask-the-capstone-response-bug.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F9-2-1-prove-packet-routing-end-to-end.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F9-2-2-build-the-router-packet-tracker.html</loc></url>
  <url><loc>https://asicpoint.com/problems/F9-4-1-five-traces-at-the-interview.html</loc></url>
  <url><loc>https://asicpoint.com/problems/H1-9-catch-the-faulty-fifos.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L1-2-1-the-smaller-enable-register.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L1-4-1-finish-legal-cell-placement.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L1-6-1-the-clock-that-reached-no-register.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L1-6-2-reject-an-incomplete-timing-report.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L2-4-1-the-smallest-hold-repair.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L2-7-1-budget-both-sides-of-the-block.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L2-8-1-restore-the-same-edge-hold-check.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L2-9-1-a-checker-for-timing-and-electrical-limits.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L3-1-1-a-floorplan-after-snapping.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L3-3-1-open-a-route-past-the-macros.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L3-4-1-a-connected-grid-with-floating-wells.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L3-5-1-spend-fewer-straps-on-the-grid.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L4-3-1-recover-wirelength-after-legalization.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L4-3-2-approve-the-placed-block.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L4-4-1-repair-the-slow-reset-tree.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L4-5-1-close-placement-timing-within-area.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L5-1-1-separate-local-skew-from-clock-spread.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L5-2-1-check-the-clock-tree-handoff.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L5-3-1-put-the-external-clock-at-its-real-edge.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L5-4-1-schedule-three-capture-clocks.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L6-3-1-give-the-crossbar-pins-room.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L6-4-1-require-the-routed-checks-together.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L6-6-1-compute-a-clock-pin-antenna-budget.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L6-6-2-protect-the-routes-with-fewer-diodes.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L7-1-1-make-the-hold-repair-survive-four-corners.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L7-3-1-check-the-base-cells-after-an-eco.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L7-5-1-reconnect-the-selector-without-new-base-cells.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L7-5-2-improve-cold-corner-timing-within-area.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L8-1-1-keep-the-fifo-crossings-visible.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L8-2-1-diagnose-hold-before-adding-cells.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L8-3-1-route-the-fixed-die-register-file-within-area.html</loc></url>
  <url><loc>https://asicpoint.com/problems/L8-4-1-reject-an-overstated-datasheet.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-10-1-protocol-properties-for-the-link.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-11-1-protocol-catch-every-broken-link.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-11-2-protocol-break-the-links.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-11-3-protocol-the-beat-that-arrived-late.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-11-4-protocol-fix-the-sink.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-11-5-protocol-a-monitor-for-the-link.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-3-1-protocol-implement-a-sink.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-3-2-protocol-catch-the-broken-sources.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-4-1-protocol-beats-into-transactions.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-5-1-protocol-throughput-that-never-rose.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-6-1-protocol-fifo-that-overflowed.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-6-2-protocol-credit-counter.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-7-1-protocol-scoreboard-keyed-by-tag.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-8-1-protocol-fix-the-strobe.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P1-9-1-protocol-round-robin-arbiter-model.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-10-1-axi-same-id-order-checker.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-11-1-axi-id-keyed-scoreboard.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-12-1-axi-stale-read.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-13-1-axi-exclusive-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-15-1-axi-fix-a-lite-subordinate.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-16-1-axi-six-properties-for-the-link.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-17-1-axi-the-axi-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-18-1-axi-catch-every-broken-subordinate.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-18-2-axi-break-the-subordinates.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-18-3-axi-break-the-managers.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-18-4-axi-the-beat-that-landed-in-the-wrong-word.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-18-5-axi-the-subordinate-that-reordered.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-18-6-axi-beat-to-transaction-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-2-1-axi-catch-the-broken-managers.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-3-1-axi-the-write-dependencies.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-4-1-axi-rdata-not-held.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-5-1-axi-an-issuer-with-n-outstanding.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-6-1-axi-the-address-of-every-beat.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-6-2-axi-the-wrap-boundary.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-7-1-axi-the-lane-mapper.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-8-1-axi-a-byte-accurate-write-memory.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P2-9-1-axi-the-strobe-handling.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-10-1-apb-catch-every-broken-completer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-10-2-apb-break-the-completers.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-10-3-apb-the-fifo-that-lost-entries.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-2-1-apb-a-register-block.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-2-2-apb-requester.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-3-1-apb-stale-read-data.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-4-1-apb-the-error-on-the-wrong-cycle.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-5-1-apb-the-strobes.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-6-1-apb-decoder-and-read-mux.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-7-1-apb-the-bridge-apb-side.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-8-1-apb-properties-for-the-link.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-9-1-apb-the-apb-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P3-9-2-apb-the-register-adapter.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-10-1-ahb-properties-for-the-link.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-11-1-ahb-the-ahb-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-12-1-ahb-catch-every-broken-subordinate.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-12-2-ahb-break-the-subordinates.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-12-3-ahb-the-read-that-returned-its-neighbours-data.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-12-4-ahb-an-ahb-to-apb-bridge.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-2-1-ahb-a-zero-wait-subordinate.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-3-1-ahb-the-write-that-happened-on-idle.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-4-1-ahb-the-hold-checker.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-5-1-ahb-a-one-cycle-error.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-6-1-ahb-the-beat-generator.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-6-2-ahb-wrap8.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-7-1-ahb-lane-handling.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-8-1-ahb-the-mux.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-8-2-ahb-decoder-and-default-subordinate.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P4-9-1-ahb-an-exclusive-access-monitor.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-2-1-encode-a-uart-frame.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-3-2-move-the-sample-into-the-bit.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-4-1-a-receiver-that-survives-the-sweep.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-4-2-locate-the-first-displaced-sample.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-5-1-the-missing-overrun-flag.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-5-2-check-uart-errors-without-false-alarms.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-6-1-rts-and-cts-around-a-byte-fifo.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-6-2-a-compact-uart-voter-and-sampler.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-7-1-a-uart-monitor-that-earns-its-verdict.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-7-2-find-five-faulty-uart-receivers.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P6-7-3-find-the-lost-frame-after-recovery.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-1-1-an-eight-clock-spi-peripheral.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-10-1-check-the-controller-and-its-flash-model.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-10-2-choose-flash-programs-that-expose-hidden-faults.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-11-1-complement-the-flash-protection-range.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-12-1-keep-suspended-erase-commands-isolated.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-13-1-respect-each-security-register-lock.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-14-1-honor-opcode-dependent-flash-timing.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-2-1-check-mode-and-edge-discipline.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-2-2-diagnose-the-displaced-spi-reply.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-3-1-sample-miso-after-it-becomes-valid.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-4-1-release-miso-when-deselected.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-4-2-load-three-devices-through-one-chain.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-5-1-a-monitor-for-all-four-spi-modes.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-5-2-prove-the-spi-sampling-edge.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-6-1-decode-the-flash-read-phases.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-7-1-release-the-quad-lanes-at-turnaround.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-8-1-wel-and-busy-at-a-flash-command-boundary.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-8-2-the-program-that-crossed-a-page.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-9-1-fetch-a-wrapped-quad-flash-line.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P7-9-2-a-cache-line-in-eighty-four-clocks.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-1-1-read-the-open-drain-driver-view.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-10-1-decode-seven-bit-ten-bit-and-general-call-traffic.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-11-1-verify-the-target-across-its-transaction-boundaries.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-11-2-a-small-program-for-controller-and-target-faults.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-11-3-locate-the-misread-most-significant-bit.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-11-4-keep-a-combined-read-on-the-busy-bus.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-11-5-shrink-the-bit-controller-without-losing-stretch-state.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-12-1-send-the-ufm-ninth-bit-high.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-13-1-budget-the-clock-from-measured-bus-edges.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-2-1-recognize-start-stop-and-repeated-start.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-3-1-receive-eight-bits-and-own-the-ninth.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-3-2-the-ack-that-outlived-its-slot.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-4-1-a-register-target-with-repeated-start.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-4-2-seven-address-bits-plus-direction.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-5-1-wait-for-the-stretched-clock.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-5-2-verify-a-controller-under-legal-stretching.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-6-1-separate-five-arbitration-failures.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-6-2-prove-arbitration-withdrawal.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-6-3-a-controller-that-withdraws-on-arbitration-loss.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-7-1-measure-logical-i2c-timing-without-rejecting-a-stretch.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-7-2-respect-bus-free-and-fm-plus-timing.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-8-1-recover-a-stuck-sda-with-at-most-nine-clocks.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P8-8-2-why-nine-recovery-clocks-never-arrived.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-1-1-keep-legacy-and-sdr-reads-distinct.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-2-1-write-the-sdr-odd-parity-t-bit.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-3-1-release-sda-for-the-header-ack.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-4-1-withdraw-after-losing-daa-arbitration.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-5-1-address-a-direct-ccc-to-one-target.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-6-1-send-the-mandatory-ibi-byte.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-7-1-distinguish-hdr-restart-from-exit.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-8-1-catch-contention-and-legacy-stretching.html</loc></url>
  <url><loc>https://asicpoint.com/problems/P9-9-1-take-scl-only-after-the-handoff-stop.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-1-1-rtl-a-four-input-mux.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-2-1-rtl-an-occupancy-counter-from-a-brief.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-3-1-rtl-the-decoder-that-remembered.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-3-2-rtl-the-interrupt-that-never-cleared.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-4-1-rtl-the-average-that-broke-below-zero.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-5-1-rtl-a-priority-encoder-with-a-collision-flag.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-6-1-rtl-divide-by-a-power-of-two-on-a-budget.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-7-1-rtl-the-largest-of-n.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R1-8-1-rtl-an-alu-on-a-cell-budget.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R2-1-1-rtl-the-pipeline-that-ran-ahead.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R2-2-1-rtl-the-counter-that-started-early.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R2-3-1-rtl-the-accumulator-that-added-twice.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R2-4-1-rtl-a-digit-counter-with-a-carry.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R2-5-1-rtl-one-press-one-pulse.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R2-6-1-rtl-clear-comes-first.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R2-7-1-rtl-a-programmable-timer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R3-1-1-rtl-an-acknowledge-that-waits-for-the-edge.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R3-2-1-rtl-the-burst-that-never-started.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R3-3-1-rtl-the-link-that-moved-nothing.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R3-4-1-rtl-frame-marks-that-overlap.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R3-5-1-rtl-an-apb-gpio-block.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R3-6-1-rtl-a-uart-transmitter-with-no-gaps.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R4-3-1-rtl-an-adder-tree-with-its-valid-pipe.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R4-4-1-rtl-a-skid-buffer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R4-5-1-rtl-a-two-lane-mac-on-a-levels-budget.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R4-6-1-rtl-retime-a-scaler-by-hand.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R4-7-1-rtl-a-pipelined-crc-engine.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R5-1-1-rtl-two-reads-and-a-write.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R5-2-1-rtl-a-fifo-of-any-depth.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R5-2-2-rtl-the-fifo-that-overflowed-at-full.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R5-3-1-rtl-the-buffer-one-stall-too-small.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R5-4-1-rtl-a-round-robin-for-any-n.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R5-6-1-rtl-a-merger-that-favours-a.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R6-2-1-rtl-the-job-that-finished-twice.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R6-3-1-rtl-one-event-one-byte.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R6-4-1-rtl-a-gray-pointer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R6-4-2-rtl-the-torn-pointer.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R6-6-1-rtl-the-asynchronous-fifo.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R7-1-1-rtl-an-interrupt-block-behind-an-interface.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R7-2-1-rtl-the-fifo-that-checks-itself.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R8-1-1-rtl-a-gpio-and-timer-peripheral.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R8-2-1-rtl-a-uart-receiver-on-apb.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R8-3-1-rtl-an-axi-stream-packet-filter.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R8-4-1-rtl-break-the-stream-filters.html</loc></url>
  <url><loc>https://asicpoint.com/problems/R8-4-2-rtl-catch-the-faulty-stream-filters.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U1-4-1-uvm-error-test-never-broke-a-checksum.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U10-2-1-uvm-scoreboard-remembered-through-reset.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U12-1-1-uvm-inject-a-bad-check-on-one-lane.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U13-2-1-uvm-registers-that-all-read-zero.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U14-2-1-uvm-overflow-flag-would-not-stay-set.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U15-2-1-uvm-poison-test-short-ledger.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U16-4-1-uvm-interrupt-that-clears-itself.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U2-4-1-uvm-pack-a-variable-length-frame.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U3-2-1-uvm-two-environments-never-talk.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U3-4-1-uvm-trace-window-accounted-drops.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U4-3-1-uvm-burst-driver-outran-its-receiver.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U5-1-1-uvm-sequencers-grant-out-of-turn.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U5-3-1-uvm-background-sequence-killed-cleanly.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U6-1-1-uvm-keep-a-two-clock-memory-busy.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U6-2-1-uvm-play-the-memory-with-a-protected-page.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U6-3-1-uvm-pack-bytes-into-words-and-flush.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U7-2-1-uvm-scoreboard-among-careless-listeners.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U7-4-1-uvm-checker-that-fails-nothing.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U8-2-1-uvm-interleaved-read-bursts.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U8-4-1-uvm-latency-meter-with-two-bounds.html</loc></url>
  <url><loc>https://asicpoint.com/problems/U9-3-1-uvm-three-channels-and-a-c-model.html</loc></url>
  <url><loc>https://asicpoint.com/problems/analog/break/</loc></url>
  <url><loc>https://asicpoint.com/problems/analog/debug/</loc></url>
  <url><loc>https://asicpoint.com/problems/analog/fix/</loc></url>
  <url><loc>https://asicpoint.com/problems/analog/implement/</loc></url>
  <url><loc>https://asicpoint.com/problems/analog/</loc></url>
  <url><loc>https://asicpoint.com/problems/analog/optimize/</loc></url>
  <url><loc>https://asicpoint.com/problems/analog/verify/</loc></url>
  <url><loc>https://asicpoint.com/problems/design/break/</loc></url>
  <url><loc>https://asicpoint.com/problems/design/debug/</loc></url>
  <url><loc>https://asicpoint.com/problems/design/fix/</loc></url>
  <url><loc>https://asicpoint.com/problems/design/implement/</loc></url>
  <url><loc>https://asicpoint.com/problems/design/</loc></url>
  <url><loc>https://asicpoint.com/problems/design/optimize/</loc></url>
  <url><loc>https://asicpoint.com/problems/design/verify/</loc></url>
  <url><loc>https://asicpoint.com/problems/dv/break/</loc></url>
  <url><loc>https://asicpoint.com/problems/dv/debug/</loc></url>
  <url><loc>https://asicpoint.com/problems/dv/fix/</loc></url>
  <url><loc>https://asicpoint.com/problems/dv/implement/</loc></url>
  <url><loc>https://asicpoint.com/problems/dv/</loc></url>
  <url><loc>https://asicpoint.com/problems/dv/optimize/</loc></url>
  <url><loc>https://asicpoint.com/problems/dv/verify/</loc></url>
  <url><loc>https://asicpoint.com/problems/formal/break/</loc></url>
  <url><loc>https://asicpoint.com/problems/formal/debug/</loc></url>
  <url><loc>https://asicpoint.com/problems/formal/fix/</loc></url>
  <url><loc>https://asicpoint.com/problems/formal/implement/</loc></url>
  <url><loc>https://asicpoint.com/problems/formal/</loc></url>
  <url><loc>https://asicpoint.com/problems/formal/optimize/</loc></url>
  <url><loc>https://asicpoint.com/problems/formal/verify/</loc></url>
  <url><loc>https://asicpoint.com/problems/</loc></url>
  <url><loc>https://asicpoint.com/problems/pd/break/</loc></url>
  <url><loc>https://asicpoint.com/problems/pd/debug/</loc></url>
  <url><loc>https://asicpoint.com/problems/pd/fix/</loc></url>
  <url><loc>https://asicpoint.com/problems/pd/implement/</loc></url>
  <url><loc>https://asicpoint.com/problems/pd/</loc></url>
  <url><loc>https://asicpoint.com/problems/pd/optimize/</loc></url>
  <url><loc>https://asicpoint.com/problems/pd/verify/</loc></url>
  <url><loc>https://asicpoint.com/problems/protocols/break/</loc></url>
  <url><loc>https://asicpoint.com/problems/protocols/debug/</loc></url>
  <url><loc>https://asicpoint.com/problems/protocols/fix/</loc></url>
  <url><loc>https://asicpoint.com/problems/protocols/implement/</loc></url>
  <url><loc>https://asicpoint.com/problems/protocols/</loc></url>
  <url><loc>https://asicpoint.com/problems/protocols/optimize/</loc></url>
  <url><loc>https://asicpoint.com/problems/protocols/verify/</loc></url>
  <url><loc>https://asicpoint.com/profile.html</loc></url>
  <url><loc>https://asicpoint.com/search/</loc></url>
  <url><loc>https://asicpoint.com/signin.html</loc></url>
  <url><loc>https://asicpoint.com/simulators.html</loc></url>
  <url><loc>https://asicpoint.com/terms.html</loc></url>
</urlset>
