Silicon Lab · F3.3.1
Four Traces, Four Causes
HardDebug
Sign in to open this problem, run it and earn a skill rating for solving it. It is free.
Theme
Sign in to use the extra themes. Sign in
Write combinational and clocked logic, simulate your design, and inspect the gates it becomes.
Build testbenches in SystemVerilog and UVM, and use assertions and coverage to find what you missed.
Handshakes, bursts, ordering and byte lanes, then the AMBA buses AXI, APB and AHB, each checked on a bench you drive.
Write properties, prove them for every input with SymbiYosys, and read the counterexample when a proof fails.
Constrain timing, place cells, build a clock tree and route a SKY130 block with OpenROAD.
Analog circuit design, SPICE simulation, and the boundary where continuous signals meet digital logic.
Questions and answers linked to the lessons. Available soon.
Questions and answers linked to the lessons. Available soon.
Questions and answers linked to the lessons. Available soon.
Questions and answers linked to the lessons. Available soon.
Questions and answers linked to the lessons. Available soon.
Questions and answers linked to the lessons. Available soon.
Silicon Lab · F3.3.1
HardDebug
Sign in to open this problem, run it and earn a skill rating for solving it. It is free.