Silicon Lab
Digital Design Problems
Build a design, hunt its bugs, or repair what fails. Every answer runs on a real simulator.
Debug problems
Build starts from a specification: make it work, then make it small or fast. Bug Hunt asks for the checker or the test that catches broken designs. Repair hands you a failure: find the cause, then fix the design.
Branches follow problem ratings. Choose any available problem.
0 / 0 solved
Pick a node to explore its challenge.
- Easy
- Medium
- Hard
- Expert
- Solved
- Started
- Your next challenges
- Sign in to open
- Draft
Sign in to earn a rating and open every challenge.
RTL Design · R1 From Spec to Gates
- R1.3.2 The interrupt that never cleared Debug Easy Browser
RTL Design · R2 Registers, Resets and Time
- R2.1.1 The pipeline that ran ahead Debug Easy Browser
RTL Design · R3 Finite State Machines
- R3.3.1 The link that moved nothing Debug Medium Simulation + synthesis
RTL Design · R5 Memories, FIFOs and Arbiters
- R5.2.2 The FIFO that overflowed at full Debug Medium Browser
RTL Design · R6 Clock Domain Crossing
- R6.4.2 The torn pointer Debug Medium Browser
No problems in this format yet.