Synthesize
Turn synthesizable RTL into gates with Yosys. Inspect cells, flip-flops and logic levels, then edit your design and measure again.
Yosys maps to generic gates here. Cell counts and logic levels are size proxies; use RTL → GDSII for SKY130 placement and routing.