Silicon Lab
Physical Design Problems
Build a design, hunt its bugs, or repair what fails. Every answer runs on a real simulator.
Verify problems
Build starts from a specification: make it work, then make it small or fast. Bug Hunt asks for the checker or the test that catches broken designs. Repair hands you a failure: find the cause, then fix the design.
Branches follow problem ratings. Choose any available problem.
- Easy
- Medium
- Hard
- Expert
- Solved
- Started
- Your next challenges
- Sign in to open
- Draft
Sign in to earn a rating and open every challenge.
Physical Design · L1
- L1.6.2 Reject an incomplete timing report Verify Medium Verilator
Physical Design · L2
- L2.9.1 A checker for timing and electrical limits Verify Medium Verilator
Physical Design · L3
- L3.4.1 A connected grid with floating wells Verify Medium Verilator
Physical Design · L4
- L4.3.2 Approve the placed block Verify Medium Verilator
Physical Design · L5
- L5.2.1 Check the clock-tree handoff Verify Medium Verilator
Physical Design · L6
- L6.4.1 Require the routed checks together Verify Medium Verilator
Physical Design · L7
- L7.3.1 Check the base cells after an ECO Verify Medium Verilator
Physical Design · L8
- L8.4.1 Reject an overstated datasheet Verify Medium Verilator
No problems in this format yet.