Silicon Lab
Physical Design Problems
Build a design, hunt its bugs, or repair what fails. Every answer runs on a real simulator.
Implement problems
Build starts from a specification: make it work, then make it small or fast. Bug Hunt asks for the checker or the test that catches broken designs. Repair hands you a failure: find the cause, then fix the design.
Branches follow problem ratings. Choose any available problem.
- Easy
- Medium
- Hard
- Expert
- Solved
- Started
- Your next challenges
- Sign in to open
- Draft
Sign in to earn a rating and open every challenge.
Physical Design · L1
- L1.4.1 Finish legal cell placement Implement Easy Verilator
Physical Design · L2
- L2.7.1 Budget both sides of the block Implement Medium Verilator
Physical Design · L3
- L3.1.1 A floorplan after snapping Implement Medium Verilator
Physical Design · L4
- L4.3.1 Recover wirelength after legalization Implement Easy Verilator
Physical Design · L5
- L5.1.1 Separate local skew from clock spread Implement Easy Verilator
Physical Design · L6
- L6.6.1 Compute a clock-pin antenna budget Implement Easy Verilator
Physical Design · L7
- L7.1.1 Make the hold repair survive four corners Implement Medium Verilator
Physical Design · L8
- L8.1.1 Keep the FIFO crossings visible Implement Medium Verilator
No problems in this format yet.