← Design Verification Interviews

Interview Question · Project Defence

Coverage Sign-Off for a Block

L3 SeniorL4 Stafffunctional coveragesign offmethodology

The Question

The interviewer asks

Walk me through your coverage sign-off review for a block.

Reveal the Model Answer

I start from the plan, showing that every item maps to a covergroup, a cover or a test, and to a checker. Then the numbers: functional coverage at goal, from passing regressions on the final RTL, with every exclusion reviewed. Every code coverage hole has an explanation. Next the trend: the bug rate has flattened, and new seeds add no coverage. Last, the open risks, each accepted by a named owner.

The Evidence Behind a Sign-OffArrows show the evidence each part of the review adds to the verdict.
The Evidence Behind a Sign-OffArrows show the evidence each part of the review adds to the verdict. component Plan Every item maps tocoverage and achecker component Numbers Goal met on the finalRTL, from passingruns component Code holes Each one explained component Trend Bug rate flat; newseeds add nocoverage component Open risks Each accepted by anamed owner component Sign-off The block is done
Read the diagram as text
  • Plan: Every item maps to coverage and a checker
  • Numbers: Goal met on the final RTL, from passing runs
  • Code holes: Each one explained
  • Trend: Bug rate flat; new seeds add no coverage
  • Open risks: Each accepted by a named owner
  • Sign-off: The block is done
  • Plan → Sign-off
  • Numbers → Sign-off
  • Code holes → Sign-off
  • Trend → Sign-off
  • Open risks → Sign-off

A number alone is not enough. Each box answers a different question the reviewers will ask.

Self-Check

Tick each key point you covered in your answer.

What Interviewers Listen For (Senior)

A good senior answer leads with the plan and the checkers and uses the numbers as evidence. It names the open risks without being asked.

Cross-Questions

Where the interviewer goes next. Open a node to practise that follow-up.

WhyWhat IfBreak ItCompareScale It

  1. Coverage Sign-Off for a Block
  2. WhyWhy the Bug Rate Belongs in Sign-OffL2 Mid-LevelL3 Senior

    Why look at the bug rate when coverage is already at goal?

    Reveal the Model Answer

    Coverage measures the cases you thought of. The bug rate measures what the design is still doing wrong. If bugs keep appearing at full coverage, the model is missing cases, and the new bugs show where. A flat, low bug rate alongside full coverage is much stronger evidence than either alone.

    Self-Check

    Tick each key point you covered in your answer.

    Half-Truth

    "Zero bugs this week means we are done."

    A quiet week can mean the tests stopped changing. Teams expect bugs after rate dips and look for new ways to reach corners.

    Source Spear & Tumbush, SystemVerilog for Verification (3rd ed.), §9.2.3 (PDF p364)

  3. Break ItHow a Bad Block Passes Sign-OffL3 Senior

    How could a block pass this review and still fail in silicon?

    Reveal the Model Answer

    The plan can miss a feature, so nothing measures it. A covergroup can sample the stimulus instead of what the design did. A checker can ignore a field, so covered cases pass with wrong results. The failure can also need traffic only the chip creates. Each of these is a review question: what is missing, where is it sampled, who checks it, and what needs the chip?

    Self-Check

    Tick each key point you covered in your answer.

    What Interviewers Listen For (Senior)

    A good senior answer turns each way a bug can escape into a checklist item for the next review. It backs this with an example from a real project.

    Wrong Altitude

    "If the review followed the checklist, an escape is bad luck."

    Escapes point to a gap in the checklist or the plan. The fix is to add the missing question for every block.

    Source Mehta, SystemVerilog Assertions and Functional Coverage (3rd ed.), §25.6 (PDF p448)

  4. CompareBlock Sign-Off vs Chip Sign-OffL3 SeniorL4 Staff

    Compare coverage sign-off for a block with sign-off for the whole chip.

    Reveal the Model Answer

    Block sign-off closes the detailed corners of one design: every mode, boundary and error path. Chip sign-off assumes the blocks are done. It closes what only the chip has: connections, clocks and resets, shared buses, and end-to-end use cases. Its plan is smaller per block and wider across blocks. A chip review that re-checks block corners is wasting its time.

    Block sign-offChip sign-off
    ClosesEvery mode, boundary and error path of one designConnections, clocks, resets, shared buses, use cases
    AssumesNothing about other blocksThe blocks are already signed off
    Plan shapeDeep in one blockWide across blocks

    Self-Check

    Tick each key point you covered in your answer.

    Misconception

    "Chip sign-off is the block numbers added up."

    Integration bugs live between blocks, where no block bench looks. The chip needs its own plan for them.

    Source Mehta, ASIC/SoC Functional Design Verification, §2.2 (PDF p34)

  5. Scale ItOne Sign-Off Standard for Forty BlocksL4 Staff

    You lead verification for a chip with 40 blocks and several teams. How do you make every block's sign-off mean the same thing?

    Reveal the Model Answer

    Write the criteria once, before the reviews start. They cover the plan and its checkers, coverage goals, exclusion rules and the bug-rate condition. Give every team the same report template, generated from the regression rather than typed by hand. Have someone from another team join each review. Track every block on one dashboard, so a weak block is visible early.

    Self-Check

    Tick each key point you covered in your answer.

    What Interviewers Listen For (Staff)

    A good staff answer publishes the criteria and a report template early, and generates the evidence automatically. It uses reviewers from other teams to keep the standard equal.

    Wrong Altitude

    "Each team knows its block best; let them define done."

    Then "done" means forty different things, and the weakest definition decides chip quality. Teams fill in the criteria; they don't choose them.

    Source Mehta, ASIC/SoC Functional Design Verification, §2.2 (PDF p34)

  6. What IfA Bug Fix After Sign-OffL3 Senior

    What if a bug fix lands in the block a week after its coverage sign-off? What do you rerun?

    Reveal the Model Answer

    Start with an impact review with the designer: which logic changed and which features touch it. Add a test that reproduces the bug and passes on the fix. Rerun the regression for that block on the new RTL, and replace its coverage with the new runs. Then check that nothing in the plan dropped below goal. Record the change and the evidence in the sign-off.

    Self-Check

    Tick each key point you covered in your answer.

    Missed Corner

    "Rerun only the test that found the bug."

    A fix can break nearby cases. Coverage on the new RTL must come from the block's full regression, not one test.

    Source Spear & Tumbush, SystemVerilog for Verification (3rd ed.), §9.1 (PDF p362)

What People Get Wrong

Common wrong answers and why they fail.

Delivery

Opens with "we hit 100%" and stops.

The number is evidence for a claim, not the claim. The review must show the model and checkers deserve trust.

Half-Truth

"100% functional coverage means the block is done."

It shows the planned places were visited. If bugs are still being found, the model is probably missing something.

Source Spear & Tumbush, SystemVerilog for Verification (3rd ed.), §9.1 (PDF p361)

Missed Corner

"The coverage database from last month is fine for the review."

Sign-off coverage must come from the RTL being taped out. Older data describes a different design.

Source Spear & Tumbush, SystemVerilog for Verification (3rd ed.), §9.1 (PDF p362)

Learn It, Then Prove It