Silicon Lab
Formal Verification Problems
Build a design, hunt its bugs, or repair what fails. Every answer runs on a real simulator.
Break It Problems
Build starts from a specification: make it work, then make it small or fast. Bug Hunt asks for the checker or the test that catches broken designs. Repair hands you a failure: find the cause, then fix the design.
Branches follow problem ratings. Choose any available problem.
0 / 0 solved
Pick a node to explore its challenge.
- Easy
- Medium
- Hard
- Expert
- Solved
- Started
- Your next challenges
- Sign in to open
- Draft
Sign in to earn a rating and open every challenge.
Formal Verification · F3
- F3.2.2 Restrict Is Still a Promise Break It Medium Verilator
- F3.2.1 The Assumption That Hides the Overflow Break It Hard Verilator
- F3.7.1 An Environment That Never Serves Break It Medium Verilator
Formal Verification · F4
- F4.3.2 Break the Circular Guarantee Break It Hard Verilator
Formal Verification · F7
- F7.3.1 Expose the Hidden Sign-Off Constraint Break It Hard Verilator
Formal Verification · F8
- F8.2.2 Find the Unfair Downstream Break It Medium Verilator
Formal Verification · F9
- F9.1.2 Unmask the Capstone Response Bug Break It Hard Verilator
No problems in this format yet.