Silicon Lab
Formal Verification Problems
Build a design, hunt its bugs, or repair what fails. Every answer runs on a real simulator.
Fix Problems
Build starts from a specification: make it work, then make it small or fast. Bug Hunt asks for the checker or the test that catches broken designs. Repair hands you a failure: find the cause, then fix the design.
Branches follow problem ratings. Choose any available problem.
0 / 0 solved
Pick a node to explore its challenge.
- Easy
- Medium
- Hard
- Expert
- Solved
- Started
- Your next challenges
- Sign in to open
- Draft
Sign in to earn a rating and open every challenge.
Formal Verification · F1
- F1.6.1 Reset the Mode as Well as the Count Fix Medium Verilator
Formal Verification · F3
- F3.6.1 Make the Tracker a Claim Fix Medium Verilator
Formal Verification · F5
- F5.4.2 Repair Write-One-to-Clear Priority Fix Medium Verilator
- F5.5.1 Reset the Free Mode Bit Fix Medium Verilator
Formal Verification · F8
- F8.4.2 Repair the Four-Phase Handshake Fix Medium Verilator
No problems in this format yet.